1 |
The output of an AND gate is one when _______ |
All of the inputs are one
Any of the input is one
Any of the input is zero
All the inputs are zero
|
2 |
3.3 v CMOS series is characterized by __________ and _________as compared to the 5 v CMOS series |
Low switching speeds, high power dissipation
Fast switching speeds, high power dissipation
Fast switching speeds, very low power dissipation
Low switching speeds, very low power dissipation
|
3 |
When the control line in tri-state buffer is high the buffer operates like a ________gate |
AND
OR
NOT
XOR
|
4 |
Generally, the Power dissipation of _______ devices remains constant throughout their operation. |
TTL
CMOS 3.5 series
CMOS 5 Series
Power dissipation of all circuits increases with time
|
5 |
Q2 :=Q1 OR X OR Q3 |
Q2:= Q1 $ X $ Q3
Q2:= Q1 # X # Q3
Q2:= Q1 & X & Q3
Q2:= Q1 ! X ! Q3
|
6 |
The high density FLASH memory cell is implemented using ______________ |
1 floating-gate MOS transistor
2 floating-gate MOS transistors
4 floating-gate MOS transistors
6 floating-gate MOS transistors
|
7 |
______ of a D/A converter is determined by comparing the actual output of a D/A converter with the expected output |
Resolution
Accuracy
Quantization
Missing Code
|
8 |
LUT is acronym for _________ |
Look Up Table
Local User Terminal
Least Upper Time Period
None of given options
|
9 |
THE HOURS COUNTER IS IMPLEMENTED USING __________ |
ONLY A SINGLE MOD-12 COUNTER IS REQUIRED
MOD-10 AND MOD-6 COUNTERS
MOD-10 AND MOD-2 COUNTERS
A SINGLE DECADE COUNTER AND A FLIP-FLOP
|
10 |
The design and implementation of synchronous counters start from _________ |
state table
k-map
state diagram
Truth table
|