More Classes
5th Class
6th Class
7th Class
8th Class
9th Class
10th Class
11th Class
12th Class
NAT I
NAT II
CSS
IQ
General Knowledge
MDCAT
ECAT
GAT General
GAT Subject
Other Links
Go to Home
Online Tests
CS-302 Quiz Preparation Virtual University MCQs With Answers
Question # 1
A positive edge-triggered flip-flop changes its state when ________________
Choose an answer
Low-to-high transition of clock
High-to-low transition of clock
Enable input (EN) is set
Preset input (PRE) is set
Previous
Skip
Next
Question # 2
74HC163 has two enable input pins which are _______ and _________
Choose an answer
ENP, ENT
ENI, ENC
ENP, ENC
ENT, ENI
Previous
Skip
Next
Question # 3
If the FIFO Memory output is already filled with data then ________
Choose an answer
It is locked; no data is allowed to enter
It is not locked; the new data overwrites the previous data.
Previous data is swapped out of memory and new data enters
None of given options
Previous
Skip
Next
Question # 4
A negative edge-triggered flip-flop changes its state when ________________
Choose an answer
Enable input (EN) is set
Preset input (PRE) is set
Low-to-high transition of clock
High-to-low transition of clock
Previous
Skip
Next
Question # 5
In a sequential circuit the next state is determined by ________ and _______
Choose an answer
State variable, current state
Current state, flip-flop output
Current state and external input
Input and clock signal applied
Previous
Skip
Next
Question # 6
The decimal “17” in BCD will be represented as _________
Choose an answer
11101
11011
10111
11110
Previous
Skip
Next
Question # 7
Demultiplexer converts _______ data to __________ data.
Choose an answer
Parallel data, serial data
Serial data, parallel data
Encoded data, decoded data
All of the given options
Previous
Skip
Next
Question # 8
If the S and R inputs of the gated S-R latch are connected together using a ______gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch)
Choose an answer
AND
OR
NOT
XOR
Previous
Skip
Next
Question # 9
___________ is one of the examples of asynchronous inputs.
Choose an answer
J-K input
S-R input
D input
Clear Input (CLR)
Previous
Skip
Next
Question # 10
The design and implementation of synchronous counters start from _________
Choose an answer
Truth table
k-map
state table
state diagram
Previous
Skip
Next
Question # 11
The alternate solution for a multiplexer and a register circuit is _________
Choose an answer
Parallel in / Serial out shift register
Serial in / Parallel out shift register
Parallel in / Parallel out shift register
Serial in / Serial Out shift register
Previous
Skip
Next
Back