More Classes
5th Class
6th Class
7th Class
8th Class
9th Class
10th Class
11th Class
12th Class
NAT I
NAT II
CSS
IQ
General Knowledge
MDCAT
ECAT
GAT General
GAT Subject
Other Links
Go to Home
Online Tests
CS-302 Quiz Preparation Virtual University MCQs With Answers
Question # 1
in ____________, all the columns in the same row are either read or written.
Choose an answer
Sequential Access
MOS Access
FAST Mode Page Access
None of given options
Previous
Skip
Next
Question # 2
WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO.
Choose an answer
THE FLOP-FLOP IS TRIGGERED
Q=0 AND Q‟=1
Q=1 AND Q’=0
THE OUTPUT OF FLIP-FLOP REMAINS UNCHANGED
Previous
Skip
Next
Question # 3
In a state diagram, the transition from a current state to the next state is determined by
Choose an answer
Current state and the inputs
Current state and outputs
Previous state and inputs
Previous state and outputs
Previous
Skip
Next
Question # 4
___________ is one of the examples of asynchronous inputs.
Choose an answer
J-K input
S-R input
D input
Clear Input (CLR)
Previous
Skip
Next
Question # 5
RCO Stands for _________
Choose an answer
Reconfiguration Counter Output
Reconfiguration Clock Output
Ripple Counter Output
Ripple Clock Output
Previous
Skip
Next
Question # 6
NAND gate is formed by connecting _________
Choose an answer
AND Gate and then NOT Gate
NOT Gate and then AND Gate
AND Gate and then OR Gate
OR Gate and then AND Gate
Previous
Skip
Next
Question # 7
THE GLITCHES DUE TO RACE CONDITION CAN BE AVOIDED BY USING A ___________
Choose an answer
GATED FLIP-FLOPS
PULSE TRIGGERED FLIP-FLOPS
POSITIVE-EDGE TRIGGERED FLIP-FLOPS
NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
Previous
Skip
Next
Question # 8
Addition of two octal numbers “36” and “71” results in ________
Choose an answer
213
123
127
345
Previous
Skip
Next
Question # 9
____________ is said to occur when multiple internal variables change due to change in one input variable
Choose an answer
Clock Skew
Race condition
Hold delay
Hold and Wait
Previous
Skip
Next
Question # 10
The design and implementation of synchronous counters start from _________
Choose an answer
Truth table
k-map
state table
state diagram
Previous
Skip
Next
Question # 11
The output of an AND gate is one when _______
Choose an answer
All of the inputs are one
Any of the input is one
Any of the input is zero
All the inputs are zero
Previous
Skip
Next
Back