More Classes
5th Class
6th Class
7th Class
8th Class
9th Class
10th Class
11th Class
12th Class
NAT I
NAT II
CSS
IQ
General Knowledge
MDCAT
ECAT
GAT General
GAT Subject
Other Links
Go to Home
Online Tests
CS-302 Quiz Preparation Virtual University MCQs With Answers
Question # 1
The divide-by-60 counter in digital clock is implemented by using two cascading counters:
Choose an answer
Mod-6, Mod-10
Mod-50, Mod-10
Mod-10, Mod-50
Mod-50, Mod-6
Previous
Skip
Next
Question # 2
___________ is one of the examples of asynchronous inputs.
Choose an answer
J-K input
S-R input
D input
Clear Input (CLR)
Previous
Skip
Next
Question # 3
______ of a D/A converter is determined by comparing the actual output of a D/A converter with the expected output.
Choose an answer
Resolution
Missing Code
Accuracy
Quantization
Previous
Skip
Next
Question # 4
LUT is acronym for _________
Choose an answer
Look Up Table
Local User Terminal
Least Upper Time Period
None of given options
Previous
Skip
Next
Question # 5
___________ is one of the examples of synchronous inputs.
Choose an answer
J-K input
EN input
Preset input (PRE)
Clear Input (CLR)
Previous
Skip
Next
Question # 6
Bi-stable devices remain in either of their _________ states unless the inputs force the device to switch its state
Choose an answer
Ten
Eight
Three
Two
Previous
Skip
Next
Question # 7
The alternate solution for a demultiplexer-register combination circuit is _________
Choose an answer
Parallel in / Serial out shift register
Serial in / Parallel out shift register
Parallel in / Parallel out shift register
Serial in / Serial Out shift register
Previous
Skip
Next
Question # 8
If S=1 and R=0, then Q(t+1) = _________ for positive edge triggered flip-flop
Choose an answer
0
1
Invalid
Input is invalid
Previous
Skip
Next
Question # 9
A transparent mode means _____________.
Choose an answer
The changes in the data at the inputs of the latch are seen at the output
The changes in the data at the inputs of the latch are not seen at the output
Propagation Delay is zero (Output is immediately changed when clock signal is applied)
Input Hold time is zero (no need to maintain input after clock transition)
Previous
Skip
Next
Question # 10
Stack is an acronym for _________
Choose an answer
FIFO memory
LIFO memory
Flash Memory
Bust Flash Memory
Previous
Skip
Next
Question # 11
Demultiplexer is also called.
Choose an answer
Data selector
Data router
Data distributor
Data encoder
Previous
Skip
Next
Back